

#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

(11) International Publication Number:

WO 99/52273

H04N 3/15, H01L 27/146

A1

(43) International Publication Date:

14 October 1999 (14.10.99)

(21) International Application Number:

PCT/US99/07459

(22) International Filing Date:

5 April 1999 (05.04.99)

(30) Priority Data:

09/057,202

8 April 1998 (08.04.98)

US

(71) Applicant: CONEXANT SYSTEMS, INC. [US/US]; 4311 Jamboree Road, Newport Beach, CA 92660 (US).

(72) Inventors: KOZLOWSKI, Lester, J.; 212 Golden Fern Court, Simi Valley, CA 93065 (US). STANDLEY, David, L.; 563 Hampshire Road, 165-G, Westlake Village, CA 91361 (US).


(74) Agent: GESS, Albin, H.; Price, Gess & Ubell, Suite 250, 2100 S.E. Main Street, Irvine, CA 92614 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

#### Published

With international search report.

(54) Title: LOW-NOISE ACTIVE PIXEL SENSOR FOR IMAGING ARRAYS WITH GLOBAL RESET



#### (57) Abstract

An imaging array of active pixel sensors uses a reset amplifier in each pixel in a four transistor CMOS implementation. The reset amplifier acts as a variable resistance in the source-follower amplifier feedback circuit. The variable resistance is controlled by a range reset voltage applied to the reset amplifier thereby nulling the photodiode reset noise. The ramp reset voltage is applied to all reset amplifiers of all pixels at the same time, thereby providing for reset of the entire array at the same time, i.e., global reset.

# FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania .	ES	Spain .	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania .		
AT	Austria	FR	France			· SK	Slovakia
AU	Australia	GA		LU	Luxembourg	SN	Senegal
AZ			Gabon	LV	Latvia	SZ	Swaziland
BA	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	. /	Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ -	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	. KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon	•	Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portuga!		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore	٠.	

-1-

# FOR IMAGING ARRAYS WITH GLOBAL RESET

• • • • • • • • • • • • • • • • • • •	This application is related to application Serial Number						filed
on	, 19, for Compa	ct Low-Noise	Pixel	Sensor	With	Progressive	Row
Reset.	•						

#### **BACKGROUND OF THE INVENTION**

#### 1. Field of the Invention

The present invention relates to electronic imaging devices and, in particular, to CMOS imagers having a minimum of analog components in each pixel.

#### 5 2. <u>Description of Related Art</u>

10

15

There presently exists many alternatives to CCD sensors for generating video or still images. The various schemes can be grouped into two basic classes, depending upon whether signal amplification is performed at each pixel site or in support circuits outside the pixel array. Passive-pixel sensors perform amplification outside the array. Passive pixel sensors exhibit pixel simplicity and maximized optical fill factor. Active-pixel sensors include an amplifier at each pixel site. Active pixel sensors optimize signal transfer and sensitivity.

The simplest passive pixel comprises a photodiode and an access transistor. The photo-generated charge is passively transferred from each pixel to downstream circuits. The integrated charge must, however, be efficiently transferred with low noise and non-uniformity. Since each column of pixels often share a common row or column bus for reading the signal, noise and non-uniformity suppression are typically facilitated in the "column" buffer servicing each bus. One example of a passive pixel implementation is shown in Figure 1. It uses a buffer consisting of a transimpedance amplifier with capacitive

WO 99/52273 PCT/US99/07459

-2-

feedback to yield reasonable sensitivity considering the large bus capacitance. Such charge-amplification was not generally practical for on-chip implementation in early MOS imaging sensors. Accordingly, alternative schemes compatible with NMOS technology were used. The basic scheme shown in Figure 2 was mass-produced by Hitachi for camcorders. The key refinements with respect to the Figure 1 scheme include anti-blooming control and circuitry for reducing fixed pattern noise. Though these imagers were inferior to the emerging charge coupled device (CCD) imagers available at the time, similar MOS imagers are still being offered commercially today.

5

10

15

20

25

Subsequent efforts at improving passive-pixel imager performance have also focused on column buffer enhancements. The column buffer was improved by using an enhancement/depletion inverter amplifier to provide reasonably large amplification in a small amount of real estate. Its 40 lux sensitivity was still nearly an order of magnitude below that of competing CCD-based sensors. Others worked to enhance sensitivity and facilitate automatic gain control via charge amplification in the column buffer. More recently, the capacitive-feedback transimpedance amplifier (CTIA) concept of Figure 1 has served as a basis for further development, as exemplified by U.S. Patent Nos. 5,043,820 and 5,345,266. The CTIA is nearly ideal for passive-pixel readout if the problems with temporal noise pickup and fixed-pattern noise are adequately addressed.

Though much progress has been made in developing passive-pixel imagers, their temporal S/N performance is still fundamentally inferior to competing CCD imagers. Their bus capacitance translates to read noise of ≈100 e-. CCDs, on the other hand, typically have read noise of 20 to 40 e- at video frame rates. The allure of producing imagers with conventional MOS fabrication technologies rather than esoteric CCD processes (which usually require many implantation steps and complex interface circuitry) encouraged the development of active-pixel sensors. In order to mitigate the noise associated with the bus capacitance, amplification was added to the pixel via the phototransistor. One such approach called a Base-Stored Image Sensor (BASIS) used a bipolar transistor in emitter follower configuration with a downstream correlated double sample to suppress random and temporal noise. By storing the photogenerated-signal on the

10

15

20

25

phototransistor's base to provide charge amplification, the minimum scene illumination was reduced to  $10^{-3}$  lux in a linear sensor array. However, the minimum scene illumination was higher ( $10^{-2}$  lux) in a two-dimensional BASIS imager having 310,000 pixels because the photoresponse non-uniformity was relatively high ( $\leq$ 2%). These MOS imagers had adequate sensitivity, but their pixel pitch was too large at about 13  $\mu$ m. This left the problem of shrinking the pixel pitch while also reducing photoresponse non-uniformity.

Since the incorporation of bipolar phototransistors is not strictly compatible with mainstream CMOS processes, some approaches have segregated photodetection and signal amplification. United States Patent Nos. 5,296,696 and 5,083,016, for example, describe active-pixel sensors essentially comprising a threetransistor pixel with photodiode. These implementations still exhibit inadequate The '696 patent, for example, augments the basic source-follower performance. configuration of the '016 patent with a column buffer that cancels fixed pattern noise, but adds a fourth transistor that creates a floating node vulnerable to generation of random offsets for charge-pumping and concomitant charge redistribution. The '016 patent offers a method for reducing offset errors, but not with adequate accuracy and resolution to be useful for competing with CCDs. Furthermore, these and other similar approaches require 3-4 transistors in the pixel (at least one of which is relatively large to minimize 1/f noise) in addition to the photodiode. These implementations also require off-chip signal processing for best S/N performance because none addresses the dominant source of temporal noise. In order to eliminate or greatly suppress the reset noise (kTC) generated by resetting the detector capacitance, a dedicated memory element is usually needed, either on-chip or off-chip, to store the reset voltage, to apply correlated double sampling and coherently subtract the correlated reset noise while the photo-generated voltage is being read.

This basic deficiency was addressed in U.S. Patent No. 5,471,515 by developing an active pixel sensor (APS) that uses intra-pixel charge transfer to store the reset charge at each pixel at the start of each imaging frame. The floating gate APS facilitates correlated double sampling with high efficiency by adding several transistors

WO 99/52273 PCT/US99/07459

-4-

and relying on a photogate for signal detection. The concomitant drawbacks, however, are intractable because they increase imager cost. The former adds several transistors to each pixel and several million transistors to each imager thereby reducing production yield. The latter is not compatible with standard CMOS gate fabrication so a non-standard process must be developed. These deficiencies were tackled in U.S. Patent Nos. 5,576,763 and 5,541,402 issued to Ackland et al. and U.S. Patent Nos. 5,587,596 and 5,608,243 issued to Chi et al. Ackland addressed the image lag issues associated with the intra-pixel charge transfer means. But his approach still requires a non-standard CMOS process. Chi reduced pixel complexity by using the simplest possible active pixel comprising only a phototransistor and reset MOSFET. Chi's implementation still suffers from reset noise and compromises spectral response at longer wavelengths because the photodiode is in an n-well.

10

15

20

25

#### OBJECTS AND SUMMARY OF THE INVENTION

It is an object of the present invention to provide an active-pixel low-noise imaging system for implementation in CMOS or in other semiconductor fabrication technologies.

It is another object of the present invention to provide a low-noise amplifier for an imaging system that efficiently suppresses reset noise.

It is yet another object of this invention to provide an improved electronic imaging system having an integral low-noise amplifier that reduces cost and power consumption while providing low temporal noise and low fixed pattern noise.

These objects and the advantages of the present invention are accomplished by circuitry at each pixel consisting of a photodetector and four transistors. The first transistor serves as the driver of a source follower during signal read and as the driver of a transimpedance amplifier during signal reset to suppress reset noise without having to implement correlated double sampling using either on-chip or off-chip memory. The second transistor is an access MOSFET used to read the signal from each pixel and multiplex the signal outputs from an array of pixels. The third transistor is a MOSFET that

10

15

20

25

resets the detector after the integrated signal has been read and the detector sense node has effectively been "pinned" by the transimpedance amplifier. The fourth transistor is a MOSFET that acts successively as a switch during signal readout and as a current source, during reset. In a typical two-dimensional display, multiplexing can be performed by horizontal and vertical shift registers.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and the many attendant advantages of this invention will be readily apparent upon reference to the following detailed descriptions when considered in conjunction with the accompanying drawings in which like reference numerals designate like parts throughout the figures, and wherein:

Figure 1 is a schematic circuit diagram illustrating the amplifier system for a passive-pixel MOS photodiode array of the prior art;

Figure 2 is a schematic circuit diagram illustrating the amplifier system for a passive-pixel imaging sensor of the prior art;

Figure 3 is a schematic circuit diagram illustrating the amplifier system for an active-pixel imaging sensor of the prior art;

Figure 4 is a schematic circuit diagram illustrating a preferred embodiment of the low-noise active-pixel of the present invention;

Figure 5 is a schematic circuit diagram illustrating the operation of the lownoise amplifier system of the present invention during signal reset;

Figure 6 is a schematic circuit diagram illustrating the Operation of the present invention during readout;

Figure 7 is a schematic circuit diagram illustrating a preferred embodiment of the column-based source supply circuit;

Figure 8 is a schematic circuit diagram illustrating the small-signal equivalent circuit for the active-pixel sensor of the present invention;

Figure 9 is a signal diagram showing representative clocking for the taperedreset waveform.

10

.15

20

25

#### **DETAILED DESCRIPTION**

#### OF THE PREFERRED EMBODIMENTS

Visible imaging systems implemented in CMOS have the potential for significant reductions in cost and power requirements in components such as image sensors, drive electronics, and output signal conditioning electronics. A video camera, for example, can be configured as a single CMOS integrated circuit supported by only an oscillator and a battery. Such a CMOS imaging system requires lower voltages and dissipates less power than a CCD-based system. These improvements translate into smaller camera size, longer battery life, and applicability to many new products.

Because of the advantages offered by CMOS visible imagers, there has been considerable effort to develop active-pixel sensor (APS) devices. Active-pixel sensors can provide low read noise comparable or superior to scientific grade CCD systems. The active circuit in each pixel of an APS device, however, utilizes cell "real estate" that could otherwise be used to enable imagers having optical format compatible with standard lenses and/or to maximize the sensor optical fill factor for high sensitivity. Active-pixel circuits also may increase power dissipation relative to passive-pixel alternatives, increase fixed pattern noise (possibly requiring additional circuitry to suppress the noise), and limit scalability.

The low noise amplifier system of the present invention is formed by the aggregate circuitry in each pixel and the waveform generation circuits servicing the columns and rows of pixels. The signals from the active pixels are read out by a low-noise signal amplification system consisting of the active-pixel, the waveform generators, a standard column buffer and an output buffer. In addition to means for suppressing the detector's reset noise, the column buffer in the downstream electronics often performs correlated double sampling, sample-and-hold, optional video pipelining, and column amplifier offset cancellation functions to suppress the temporal and spatial noise that would otherwise be generated by the column buffer.

The low-noise system of the present invention provides the following key functions: (1) suppression of reset noise without having to provide means for analog memory and signal subtraction for each pixel; (2) global correlated reset to minimize image distribution due to object motion; (3) high sensitivity signal readout via small sensor mode capacitance; (4) adequate amplifier bandwidth to avoid generation of fixed pattern noise due to variations in amplifier time constant and stray capacitance; (5) adequate power supply rejection to enable development of cameras-on-a-chip that do not require elaborate support electronics; and (6) compatibility with application to imaging arrays having pixel pitch as small as 5 microns when using 0.25 µm lithography.

10

5

The invention has the advantages of full process compatibility with standard silicided submicron CMOS. This helps maximize yield and minimize die cost because the circuit complexity is distributed amongst the active-pixels and peripheral circuits, and exploits signal processing capability inherent to CMOS. The invention's spectral response is broad from the near-ultraviolet (400 nm) to the near-IR (>800 nm).

15

Because the low-noise system of the present invention has only four MOSFETs in each pixel, the invention offers as-drawn optical fill factor >15% at 7  $\mu$ m pixel pitch using 0.5  $\mu$ m design rules in CMOS. The actual optical fill factor is somewhat larger due to lateral collection and the large diffusion length of commercial CMOS processes. A final advantage is the flexibility to collocate digital logic and signal-processing circuits due to its high immunity to electromagnetic interference.

20

25

When fully implemented in a desired camera-on-a-chip architecture, the low-noise active pixel sensor (APS) can provide temporal read noise as low as 15 e- (at data rates compatible with either video imaging or still photography via electronic means), fixed pattern noise significantly below 0.1% of the maximum signal (on a par with competing CCD imagers), <0.5% non-linearity, ≥1 V signal swing for 3.3 V power supply, large charge-handling capacity, and variable sensitivity using simple serial interface updated on a frame-by-frame basis via digital interface to a host microprocessor.

A prototype embodiment of the low-noise APS invention formed a visible imager comprising an array of 1032 (columns) by 776 (rows) of visible light detectors

10

15

20

25

(photodetectors). The rows and columns of pixels were spaced 7 microns center-to-center using standard 0.5 µm design rules to provide 15% as-drawn optical fill factor. Subsequent layouts using 0.25 µm rules show that the invention can also provide similar fill factor at 5 µm pitch. Several columns and rows of detectors at the perimeter of the light-sensitive region were covered with metal and used to establish the dark level for off-chip signal processing. In addition, the detectors in each row were covered with color filters to produce color imagers. For example, the odd rows may begin at the left with red, green, then blue filters, and the even rows may begin with blue, red, then green filters, with these patterns repeating to fill the respective rows.

A low-noise active-pixel sensor 10 according to the present invention is illustrated in Figure 4. Each pixel 10 in a sensor array (not shown) comprises a photodetector 12, such as a photodiode, for example, connected to the gate of a dual-driver MOSFET 14, and one leg of a reset MOSFET 16. The other leg of MOSFET 16 is connected to a leg of MOSFET 14 and a leg of MOSFET 20. MOSFET 20 acts as a current source during global reset and as a switch during pixel readout. A row select MOSFET 18 has one leg connected to MOSFET 14 and the other leg connected to columns bus 24. Column bus 24 connects all the pixels in a column of the photodetector array by way of the row select MOSFET 18 to a source supply 30. Row bus 22 connects all the pixel resets in a row to an access supply  $V_{dd}$ . Tapered reset supply 50 supplies an optimized active-pixel reset waveform (Figure 9) to the gate of MOSFET 16. Photodiode 12 may be a substrate diode, for example, with the silicide cleared. In this embodiment, it is necessary to clear the silicide because it is opaque to visible light. Pixel 10 is designed as simply as possible to obtain the largest available light detecting area while providing broad spectral response, control of blooming and signal integration time, and compatibility with CMOS production processes.

For maximum compatibility with standard submicron CMOS processes, photodiode 12 may be formed at the same time as the lightly doped drain (LDD) implant of n-type MOSFETs for the chosen process; this creates an n-on-p photodiode junction in the p-type substrate. Since no additional ion implantation is necessary, the process and wafer

10

15

20

25

cost for active-pixel circuit 10 are the same as those of standard, high volume digital electronic products.

Figure 5 illustrates operation of the circuit of Figure 4 during pixel reset. Figure 6 illustrates the operation during readout. In the preferred embodiment, all the photodetectors 12 in the array are reset globally to synchronize the start of image capture.

Reset is initiated by fully enabling the row select MOSFETs 18 of the pixels in the selected row, thereby connecting a low-impedance voltage source (located in source supply 30) to one leg of MOSFET 14 for all the pixels in the row. Dual purpose MOSFET 20 is biased as a current source by waveform V<sub>bias</sub> on gate 26 so that all the pixel amplifiers in the imager are configured as transimpedance amplifiers with capacitive feedback provided by MOSFETS 14 Miller capacitance. MOSFET 14 thus acts as a transconductance, and reset MOSFET 16 acts as a resistance controlled by the tapered reset supply 50. The series resistance of MOSFET 16 is gradually increased by applying a decreasing ramp waveform (Figure 9) to the gate of MOSFET 16 to give the feedback transconductance of MOSFET 14 the opportunity to null the reset noise (kTC) via feedback. This active-pixel implementation resets within an aperture of tens of microseconds using standard 0.5 micron CMOS technology.

Figure 6 shows the same pixel circuit configured in readout mode. The signals from photodetectors 12 are subsequently read out after the prescribed integration time, one row at a time, from bottom to the top of the array. Within each row, photodetectors 12 are read out from left to right. Readout is initiated by turning on the access MOSFETs 18 of all the photodetectors 12 in a selected row and fully turning on MOSFET 20 so that the upper leg of MOSFET 14 is now connected via row bus 22 to low-impedance voltage source V<sub>dd</sub>. The lower leg of MOSFET 14 is connected to a current source at the periphery via column bus 24. MOSFET 14 is now a source follower driver so that the amplified signal from each row-selected photodiode 12 is efficiently transferred to column bus 24.

Figure 7 shows a preferred embodiment for source supply 30. Supply voltage V<sub>SRC</sub> is buffered by a unity gain amplifier 44. To facilitate configuring the active-

WO 99/52273 PCT/US99/07459

-10-

pixels as transimpedance amplifiers for low-noise reset, the gate 42 of transistor 46 is pulsed by the supply voltage to fully turn on transistor 46 and connect  $V_{SRC}$  to the output column bus 24. To facilitate active-pixel readout, the gate 42 of transistor 46 is pulsed low to open-circuit transistor 46. Current source 48 then supplies the active-pixels with supply current  $I_{SRC}$  which is established by a constant voltage  $V_{nbias}$ .

5

10

15

20

25

The application of the tapered reset waveform (Figure 9) to the transimpedance amplifier enables the reset noise (kTC noise) envelope to decay before the reset switch 16 (Figure 4) is completely opened. The invention also reduces the fixed-pattern offsets from MOSFET 14 in each pixel because the photodiode node charges to a voltage that cancels MOSFET 14 variations from pixel-to-pixel. By using a tapered reset, a row is resettable to within several tens of microseconds for full noise suppression, or a shorter time for moderate noise reduction.

Figure 8 shows the generalized small-signal equivalent circuit model for the pixel 10 during reset. This circuit allows calculation of the steady-state noise envelope at the reset node depending on reset switch resistance, R<sub>sw</sub>. If the reset voltage is ramped down too slowly, too much time is needed to reset each row and operation at video frame rates becomes problematic. Application to digital still cameras, however, is still quite feasible. If the tapered-reset waveform is ramped down too quickly, then the kTC noise envelope will not decay sufficiently to suppress reset noise before the switch is completely opened.

Figure 8 shows the photodiode 12 node as having a voltage  $V_1$  and capacitance  $C_1$  to ground. The amplifier 14 output node has voltage  $V_2$ , output capacitance  $C_0$  and output conductance  $G_0$  to ground. The capacitance  $C_0$  is associated with the entire reset access bus, most of which comes from the MOSFET 14-MOSFET 16 junction of all the rows. The transconductance of MOSFET 14, possibly degenerated by MOSFET 18, is shown as a controlled current source  $g_mV_1$ . The feedback capacitance,  $C_{fb}$ , is the parasitic Miller capacitance of MOSFET 14. Noise from MOSFET 14 is represented by current source  $i_n$ . Noise from MOSFET 16 (which is operated in the ohmic region) is represented by voltage source  $V_n$ . Not included in this simplified model is the noise from capacitive feedthrough of the tapered-reset waveform.

15

20

Using the small-signal equivalent circuit, a simplified noise formula can be derived since:

$$i_n^2 = \frac{4}{3} 4kT g_m;$$

$$v_-^2 = 4kTR_-$$

Assuming that the amplifier's dc gain, A<sub>dc</sub>, is much greater than 1, then the rms reset noise is:

$$Q_n \cong \sqrt{kTC_{amp} + C_{sw}}h_1 + \sqrt{kTC_{fb}}$$

$$Q_n \cong \sqrt{\frac{kTC_1}{1 + k_1 + k_2}} + \sqrt{kTC_{fb}}$$
where  $k_1 = \frac{R_{sw}G_0C_1}{C_0 + C_1}$  and  $k_2 = \frac{R_{sw}g_mC_{fb}}{C_0 + C_1}$ 

The tapered-clock waveform's time constant is thus appropriately selected so that the dimensionless quantity  $(k_1 + k_2)$  is significantly >1. The reset noise is hence reduced to the much smaller quantity stemming from the transconductance amplifier's feedback capacitance. In the present invention, this feedback capacitance is the parasitic Miller capacitance of MOSFET 14.

A preferred embodiment of the present invention has the approximate design values: 1000x700 format,  $7 \mu m \times 7 \mu m$  pixel,  $g_m=20 \mu mho$ ;  $G_0=0.08 \mu mho$ ,  $A_{dc}=300$ ;  $C_1=15$  fF;  $C_0=3.0$  pF and  $C_{fb}=0.3$  fF. The desired tapered-clock frequency of 25 kHz that is fully compatible with video rate operation hence requires  $R_{sw}=50$  G $\Omega$  and an optimum tapered-clock time constant of 25  $\mu s$ . This yields  $k_1+k_2=58$  for the preferred embodiment, and an equivalent noise capacitance of 1.8 fF. Since the nominal detector capacitance is 15 fF and kTC noise is proportional to the square root of the relevant capacitance, the reset noise is suppressed from about 55 e- to only 14 e-.

R<sub>sw</sub> must be tailored to support any changes in line rate. Increasing the line rate hence requires lower switch resistance. The table numerically illustrates the impact on

WO 99/52273 PCT/US99/07459

-12-

reset noise as the tapered clock time constant is appropriately shortened. At a time constant of 2.7 µsec, the reset noise degrades to 55 e-.

Impact on Reset noise for Preferred Embodiment

$Rsw(G\Omega)$	50	20	10	5	2	1	0.5	0.1
k1+k2	58	23.2	11.6	5.8	2.32	1.16	0.58	0.12
Reset Noise (e-)	14	17	21.	26	35	41	47	55
τ(µsec)	25	25	24	22	18	14	9.5	2.7

The column bus 24 is preferably monitored by a standard column buffer to read the video signal when it is available. The key requirements on the column buffer are similar to conventional designs having to handle voltage-mode signals and are well known in the art.

5

10

15

20

25

The reset clock signal (Figure 9), for reset circuit 10, and the clocking of source supply 30 (\*Figure 7) which facilitate active-pixel reset and readout, is generated onchip using standard CMOS digital logic. This digital logic scheme thus enables "windowing," wherein a user can read out the imager in various formats simply by enabling the appropriate support logic to clock the appropriate subformat. With windowing, the 1032 x 776 format of the prototype embodiment can be read out as one or more arbitrarily sized and positioned M x N arrays without having to read out the entire array. For example, a user might desire to change a computer-compatible "VGA" format (i.e., approximately 640 x 480) to either Common Interface Format (CIF; nominally 352 x 240) or Quarter Common Interface Format (QCIF; nominally 176 x 120) without having to read out all the pixels in the entire array. This feature simplifies support electronics to reduce cost and match the needs of the particular communication medium. As an example, a personal teleconference link to a remote user having only QCIF capability could be optimized to provide OCIF resolution and thus reduce bandwidth requirements throughout the teleconference link. As a further example, an imager configured on Common Interface Format (CIF) could provide full-CIF images while supplying windowed information for the portions of the image having the highest interest for signal processing and data compression. During teleconferencing the window around a person's mouth (for example) could be

supplied more frequently than the entire CIF image. This scheme would reduce bandwidth requirements throughout the conference link.

Although the present invention has been described with respect to specific embodiments thereof, various changes and modifications can be carried out by those skilled in the art without departing from the scope of the invention. Therefore, it is intended that the present invention encompass such changes and modifications as fall within the scope of the appended claims.

-14-

## **CLAIMS**

# What Is Claimed Is:

on the gate turning the transistor on.

4

1

2

1	1. An active-pixel sensor including a radiation detector in a plurality of active-
2	pixel sensors organized into a sensor array, said active-pixel sensor comprising:
3	a transistor amplifier having an input and output, its input connected to said
4	radiation detector for generating an electrical signal output having a magnitude that
5	is a function of the charge input from the radiation detector;
6	a first switch connected to said transistor amplifier for impressing the
7	electrical signal from said transistor amplifier onto an output line;
8	a variable resistance connected between said transistor amplifier and said
9	radiation detector for resetting the charge input of said transistor amplifier to a
0	predetermined signal level; and
1	a second switch connected to said transistor amplifier and said variable
2	resistance for providing a current source to said transistor amplifier during reset.
1	2. The active-pixel sensor of Claim 1 wherein said variable resistance
2	comprises a transistor with a first and second leg and a gate, the transistor connected
3	between said transistor amplifier and said radiation detector by its first and second legs, a
4	tapered reset supply voltage being supplied to its gate.
1	3. The active-pixel sensor of Claim 1 wherein said first switch comprises a
2	transistor with a first and second leg and a gate, the transistor being connected between said
3	transistor amplifier output and the output line by its first and second legs, a row select signal

The active-pixel sensor of Claim 2 wherein the tapered reset supply voltage

supplied to the gate of the transistor comprises a decreasing ramp waveform

PCT/US99/07459

3	commensurately increasing the series resistance of the transistor, whereby reset noise in the
4	sensor is nulled.
1	5. The active-pixel sensor of Claim 1 wherein said second switch comprises a
2	transistor with a first and second leg and a gate, the transistor being connected to said
3	variable resistance and said transistor amplifier by a first leg and to a voltage source by the
4	second leg.
1	6. The active-pixel sensor of Claim 1 where said transistor amplifier is a
2	MOSFET.
1	7. The active-pixel sensor of Claim 6 wherein said first switch is a MOSFET.
1	8. The active-pixel sensor of Claim 7 wherein said variable resistance is a
2	MOSFET.
1	9. The active-pixel sensor of Claim 8 wherein said radiation detector is a
2 .	photodiode.
1	10. The active-pixel sensor of Claim 9 wherein said second switch is a
2	MOSFET.
. 1	11. An active-pixel sensor including a radiation detector in a two-dimensional
2	array of active-pixel sensors organized into rows and columns of sensors, comprising:
3	a transistor amplifier having an input and an output, its input connected to
4	said radiation detector for generating an electrical signal output having a magnitude
5	that is a function of the charge at its input generated by the radiation detector;
6	a first switch connected to said transistor amplifier for impressing the
7	electrical signal of its output onto a column output line;
8	a variable resistance connected between said transistor amplifier and said
9	radiation detector for resetting the charge at said transistor amplifier input to a
10	predetermined signal level; and

2

3

4

1

2

3

4

1

2

3

4

1

2

3

4

1

11	a second switch connected to said transistor amplifier and said variable
12	resistance for providing a current source to said transistor amplifier during reset.

- The active-pixel sensor of Claim 11 wherein said variable resistance 12. comprises a transistor with a first leg, a second leg and a gate, the transistor being connected between said transistor amplifier and said radiation detector by the first and second leg, a tapered reset supply voltage being supplied to the gate.
  - The active-pixel sensor of Claim 11 wherein said first switch comprises a 13. transistor with a first leg, a second leg and a gate, the transistor being connected between the output of said transistor amplifier and a column output line by its first and second legs, a row select signal being supplied to the gate to turn the transistor on.
- 14. The active-pixel sensor of Claim 11 wherein said second switch comprises a transistor with a first leg, a second leg and a gate, the transistor being connected to said transistor amplifier and said variable resistance by the first leg and to a row output line by the second leg.
- The active-pixel sensor of Claim 12 wherein the tapered reset supply voltage 15. supplied to the gate of the transistor comprises a decreasing ramp waveform commensurately increasing the series resistance of the transistor, whereby reset noise in the sensor is nulled.
- The active-pixel sensor of Claim 11 wherein said variable resistance is 16. 1 gradually increased during reset, whereby reset noise in the sensor is nulled. 2
- The active-pixel sensor of Claim 15 further comprising a source supply 17. connected to a column output line of a two-dimensional array of active-pixel sensor 2 organized into rows and columns of sensors. 3

1	10.	The active-pixer sensor of Claim 17 wherein said source supply comprises:
2		a voltage source V <sub>SRC</sub> ;
3	•	a current source I <sub>SRC</sub> ; and
4		means for connecting the voltage source V <sub>SRC</sub> to said column output line
5	during	reset of the sensor, and connecting said current source I <sub>SRC</sub> to said column
6	output	line during readout of the sensor.
1	19.	The active-pixel sensor of Claim 16 wherein said second switch comprises a
2	transistor with	n a first leg, a second leg and a gate, the transistor being connected to said
3	transistor amp	lifier and said variable resistance by the first leg and to a row output line by
1	the second leg	
l	20.	The active-pixel sensor of Claim 19 wherein the second switch transistor
2	connects a cur	rent source to said row output line during reset of the sensors, and a voltage
3	source to said	row output line during readout of the sensors

FIG. I PRIOR ART





FIG. 2 PRIOR ART



2/5

FIG. 3 PRIOR ART







FIG. 4











FIG. 8  $V_1$   $C_{fb}$   $V_n$   $I_n$   $G_mV_1$   $C_0$   $G_0$ 



#### INTERNATIONAL SEARCH REPORT

Intern ial Application No PCT/US 99/07459

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H04N3/15 H01L27/146

According to International Patent Classification (IPC) or to both national classification and IPC

#### **B. FIELDS SEARCHED**

Minimum documentation searched (classification system tollowed by classification symbols) IPC  $6 \ \ H04N \ \ H03F \ \ \ H01L$ 

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

_		<del>,                                    </del>
Category *	Citation of document, with indication. where appropriate, of the relevant passages	Relevant to claim No.
<b>A</b>	FOSSUM E R: "CMOS active pixel image sensors" NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, SECTION - A: ACCELERATORS, SPECTROMETERS, DETECTORS AND ASSOCIATED EQUIPMENT, vol. 395, no. 3, 21 August 1997, page	1-20
	291-297 XP004088247 see figures 3,5 see paragraph 4	
<b>A</b>	US 3 836 862 A (SEELY J ET AL) 17 September 1974 see abstract: figure 2 see column 3. line 56 - column 5, line 6	1-10
	-/	
X Furth	er documents are listed in the continuation of box C. X Patent family members are listed	in annex.

X Further documents are listed in the continuation of box C.	Patent family members are listed in annex.
<ul> <li>Special categories of cited documents:</li> <li>"A" document defining the general state of the lart which is not considered to be of particular relevance</li> <li>"E" earlier document but published on or after the international filing date</li> <li>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</li> <li>"O" document referring to an oral disclosure, use, exhibition or other means</li> <li>"P" document published prior to the international filing date but later than the priority date claimed</li> </ul>	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or innore other such document, such combination being obvious to a person skilled in the art.  "&" document member of the same paternt family
Date of the actual completion of the international search	Date of mailing of the international search report
22 June 1999	29/06/1999
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL - 2280 HV Rijswijk  Tol. (24 70) 240 2040 Tr. (24 551 200 Tr.)	Authorized officer

## INTERNATIONAL SEARCH REPORT

Intern .nal Application No PCT/US 99/07459

	PCT/US 99/	/07459
	Ition) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category 3	Citation of document, with indication,where appropriate, of the relevant passages	Relevant to claim No.
A	US 4 794 247 A (STINEMAN JR JOHN A) 27 December 1988 see abstract; figure 2 see column 1, line 26 - line 38 see column 1, line 58 - column 2, line 19 see column 3, line 31 - column 4, line 41	1-10
A	US 5 710 446 A (CHI MIN-HWA ET AL) 20 January 1998 see abstract; figures 1-3 see column 1, line 45 - column 2, line 44	1,11
-	<del></del>	
: ;		
		190
		; ;
		en e
		1. 1. 1.

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Intern lal Application No PCT/US 99/07459

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 3836862 A	17-09-1974	NONE	
US 4794247 A	27-12-1988	DE 3875722 A EP 0331695 A JP 2501254 T WO 8902674 A	10-12-1992 13-09-1989 26-04-1990 23-03-1989
US 5710446 A	20-01-1998	DE 19719326 A	20-11-1997